

Differential LVDS Clock Oscillator
CXO2520DK3.3, 3.3V, 0,2 psec Jitter, non PLL

- SMD in ceramic case (2.5 x 2.0 x 1.0) mm
- Tri-State Enable / Disable on pad No. 1
- Femto second integrated phase jitter (200 fs typical, 12 KHz to 20 MHz)
- Superior phase noise (-138 dBc/Hz at 10 KHz and -142 dBc/Hz at 100 KHz offset)
- High Q fundamental crystal + low jitter multiplier circuit + ultra low jitter multiplier circuit
- RoHS conform; Lead-free product; on Tape (16mm) & Reel
- Vibration: MIL-STD-202F method 204, 35G, 50 to 2000 Hz
- Shock: MIL-STD-202F method 213B, test cond. E, 1000GG 1/2 sine wave
- High performance with surprisingly low price

Differential LVDS Clock Oscillator CXO2520DK3.3

LVDS Square Wave Output Wave Form



Specifications - Product No. G200000000DESUPN00AB

Holder Type:	CXO2520DK3.3; 3.3V(Voltage code is "3.3"); Tri-State on pad 1
Frequency:	200.000000 MHz
Frequency Stability at 25°C:	± 25.0 ppm
Operating Temperature Range:	± 25.0 ppm ; -20°C to +70°C (incusive of 25°C tolerance, ±10% input voltage variation, load change, aging, shock and vibration)
Storage Temperature:	-55°C to +150°C
Power Supply Voltage (Vdd):	+ 3.3V D.C. ± 5%
Maximum Supply Current (15pF load):	80.0 mA max.
Output Logic Levels:	High "1" 1.43V typical; 1.6V max, RL=100 ohms.; Low "0" 0.9V min; 1.1V typical, RL=100 ohms
Differential Output:	Voltage, Vod: 247mV min; 355mV typical; 454mV max. Output1 - output 2 Error, dVod : -50mV min; 50mV max.
Output Voltage Swing:	250 mV min; 350 mV typical; 450 mV max. RL=100Ohm
Offset Magnitude Error, (dVos):	0mV min.; 3mV typical; 25mV max.
Output Offset Voltage, (Vos):	1.125V min.; 1.200V typical; 1.375 V max.
Output Symmetry (Duty Cycle):	50% ± 5%max. measured at 50% waveform
Load:	RL=100 ohms between output and complimentary output
Rise/Fall Time:	Tr = 0.2 ns. typ; 0.4 ns. max. 20% -> 80% of waveform Tf = 0.2 ns. typ; 0.4 ns. max. 80% -> 20% of waveform
Start Up Time:	± 3 ppm max. first year ; ± 2 ppm max. per year thereafter
Tri-state Function Pin 1:	Enable ll When 70% min. of VDD to Enable Output. Enable time : 10 ms max. Disable ll When 30% max. of VDD to Disable Output. Disable current : 10 µA max. , Disable time : 0.2 µs max.
Phase Jitter (12 kHz to 20 MHz):	0.2 ps typical, 0.5 ps (max.), for 156.250 MHz, 3.3V
Period Jitter, RMS, peak to peak:	(decoupling capacitor between Vdd and GND) for 156.250 MHz RMS: 3ps typ; 4ps max; peak to peak: 20ps typ; 30ps max.
Phase Noise (156.250 MHz):	-50dBc/Hz @ 10Hz, -80dBc/Hz @ 100Hz, -115dBc/Hz @ 1kHz, -135dBc/Hz @ 10kHz, -142dBc/Hz @ 100kHz, -147dBc/Hz @ 1MHz, -152dBc/Hz
Aging:	± 3ppm max. for the first year
Reflow Condition:	260°C max for 10 sec.

GERMANY
COMTEC CRYSTALS GmbH · Sultenstrasse 12-14
8 5 5 8 4 H o h e n p o l d i n g / G E R M A N Y
Phone +49 8121 778160 · Fax +49 8121 778177
e-Mail info@comtec-crystals.com
Internet: http://www.comtec-crystals.com

Subject to change without prior notice. Technical Data and Graphics are all under Copyright (c) of Comtec Crystals Group.

FRANCE
COMTEC CRYSTALS SARL · 23, rue du Faucon
6 7 5 0 6 H a g u e n a u / F R A N C E
Phone +33 388 732162 · Fax +33 388 730118
e-Mail sales@comtec-crystals.com
Internet: http://www.comtec-crystals.com

Sous réserve de modifications.